VERISURF
Published

Siemens Next-Gen Veloce Verification Systems Boost Capacity

Siemens’ next-generation Veloce verification system delivers powerful, modular solutions for verifying integrated circuit designs — including one which scales up to 15 billion gates.

Share

A digital image showing an integrated circuit with 0's and 1's imposed on top to represent code

Siemens Digital Industries Software says its next-generation Veloce hardware-assisted verification system for sophisticated, integrated circuit (IC) designs combines advanced virtual platform, hardware emulation, and Field Programmable Gate Array (FPGA) prototyping technologies.

Next-generation Veloce products include Veloce Hycon (hybrid configurable), which provides virtual platform and software-enabled verification; Veloce Strato+, a capacity upgrade to the Veloce Strato hardware emulator that scales up to 15 billion gates; Veloce Primo, an internally developed enterprise prototyping solution that combines swift runtime performance and prototype bring-up; and the modular Veloce proFPGA family of products for desktop FPGA prototyping.

Veloce’s seamless approach to managing verification cycles emphasizes running market-specific, real-world workloads, frameworks and benchmarks early in the verification cycle for power and performance analysis. This enables customer-built virtual SoC models early in the cycle and helps them integrate to begin running real-world firmware and software on Veloce Strato+ for deep-visibility to the lowest level of hardware.

Customers can then move the same design to Veloce Primo to validate the software/hardware interfaces and execute application-level software while running closer to actual system speeds. To make this approach as efficient and seamless as possible, Veloce Strato+ and Veloce Primo use the same RTL, virtual verification environment, transactors and models to maximize the reuse of verification collateral, environment and test content.

“As we enter the new semiconductor mega-cycle, the era of software-centric SoC design requires a dramatic change in functional verification systems to address new requirements,” said Ravi Subramanian, senior vice president and general manager of Siemens EDA. “With this announcement, we are establishing a new standard for a system that is capable of supporting new verification requirements across a diverse set of industries spanning computing and storage, AI/ML, 5G, networking and automotive.”

Related Content

VERISURF
MMS Made in the USA
Paperless Parts
Techspex
World Machine Tool Survey
VERISURF
Hurco
Koma Precision
VERISURF